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Abstract 11 
We demonstrate low-loss slot waveguides on silicon-on-insulator (SOI) platform. Waveguides 12 
oriented along the (11-2) direction on the Si (110) plane were first fabricated by a standard e-beam 13 
lithography and dry etching process. A TMAH based anisotropic wet etching technique was then 14 
used to remove any residual side wall roughness. Using this fabrication technique propagation loss as 15 
low as 3.7dB/cm was realized in silicon slot waveguide for wavelengths near 1550nm. We also 16 
realized low propagation loss of 1dB/cm for silicon strip waveguides. 17 
1 Introduction 18 
The slot waveguide structure was first proposed by Almeida et al. (Almeida et al., 2004) as a simple 19 
way to achieve extremely strong optical confinement in a low refractive index medium. Typically, an 20 
all-dielectric slot waveguide is formed by two high index waveguiding regions (e.g. silicon) 21 
separated by a narrow region of low index material (e.g. air, silica or polymer). Due to the 22 
discontinuity in the electric field at the high index contrast interfaces, such a structure supports an 23 
optical mode which can confine and guide light along the nanometer-size region of low index 24 
material, as shown in Fig. 1. This unique property of slot waveguides has been exploited in many 25 
areas such as sensing (Barrios et al., 2007; Carlborg et al., 2010), nonlinear optics (Martínez et al., 26 
2010; Muellner et al., 2009), electro-optic modulation (Koos et al., 2009; Baehr-Jones et al., 2008; 27 
Chen et al., 2009), light sources (Guo et al., 2012; Tengattini et al., 2013) etc. However, a major 28 
limitation of slot waveguides is their high propagation loss. Since the light is more confined in the 29 
slot region, any surface roughness, introduced during the fabrication process, causes significant 30 
scattering loss. Therefore, fabrication of low loss slot waveguides is challenging and the lowest 31 
reported propagation loss was 10dB/cm (Baehr-Jones et al., 2005) from a standard vertical slot 32 
waveguide. There are different approaches proposed in the literature to reduce this propagation loss. 33 
For example, strip-loaded slot waveguides have been proposed with improved propagation loss of 34 
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6.5dB/cm (Ding et al., 2010); albeit for a reduced mode confinement in the slot region. Spott et al. 35 
reported a record low propagation loss of 1.7dB/cm (Spott et al., 2011) from a slot waveguide by 36 
introducing different silicon arm widths. This geometry also compromises the mode confinement in 37 
the slot region due the asymmetry in the waveguide geometry. Alasaarela et al. adopted a different 38 
approach to reduce the propagation loss by coating the waveguide surface by a thin layer of titanium 39 
dioxide (Alasaarela et al., 2011). This layer with intermediate refractive index effectively reduces the 40 
optical field intensity at the high index contrast interface and they reported a propagation loss of 41 
7dB/cm for a slot waveguide. 42 
 43 
Fig. 1. Dominant Electric field (│Ex│) of the fundamental TE mode guided by the silicon slot 44 
waveguide on a buried oxide (BOx) substrate with a spin-on glass (SOG) surrounding medium. The 45 
waveguide is 220nm high and the slot width is 100nm with 225nm wide silicon arms on both sides. 46 
In this letter we present a new and simple method of reducing waveguide loss by surface 47 
smoothening using a combination of dry and anisotropic wet etching processes. The wet etching 48 
process was used to smoothen the residual side wall roughness after dry etching. Here we used an 49 
aqueous solution of Tetramethylammonium hydroxide (TMAH), which is widely used for anisotropic 50 
wet etching of silicon. Due to its strong alkalinity, TMAH reacts very differently with silicon 51 
depending on the crystallographic orientation of the exposed region. For example, while (100) and 52 
(110) planes are etched by a TMAH solution, (111) planes remains almost unaffected. Since this is a 53 
completely chemical process and strongly depends on the crystallographic orientation of the etched 54 
surface, ideally we should expect an ultra-smooth surface with atomic level irregularity. Previously 55 
sub-dB propagation loss in silicon strip waveguides have been demonstrated using TMAH based wet 56 
etching process (Debnath et al., 2016; Lee et al., 2001). In this work, by combining dry and wet 57 
etching processes we managed to reduce the propagation loss of a slot waveguide with 200nm slot 58 
width from 10.5dB/cm to 3.7dB/cm and for a strip waveguide from 2.7dB/cm to 1dB/cm. 59 
2 Fabrication Process 60 
The fabrication process flow is shown in Fig. 2. The slot waveguides were fabricated on two Silicon-61 
on-Insulator (SOI) substrates, namely sample A and sample B. Both the SOI substrates had 220nm 62 
thick layers of Si with (110) surface orientation on 2µm thick Buried Oxide (BOx). The advantage of 63 
choosing the (110) oriented substrate lies in the fact that (111) planes are normal to the (110) surface 64 
along (112) direction. As a result, when the waveguides are designed along the (112) directions, the 65 
(111) planes will act as an etch stop during the smoothening process. During the fabrication process, 66 
first a 20nm thick layer of SiO2 was thermally grown by annealing the SOI substrates at 1000
oC in O2 67 
(dry anneal) for 6 minutes in a quartz furnace tube. The substrates were then spin-coated with a 68 
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250nm thick ZEP-520A positive e-beam resist layer. Using e-beam lithography, the desired 69 
waveguide patterns were exposed onto the ZEP layer via a 5nm spot size. The waveguides were 70 
designed to align along the (11-2) direction on the SOI substrates. After developing the exposed 71 
resist layer, the waveguide patterns were transferred to the SiO2 hard mask and subsequently to the 72 
SOI layer in an inductively coupled plasma (ICP) etcher using a SF6/C4F8 chemistry. After the dry 73 
etching process, the remaining resist was removed in an O2 plasma asher. Final cleaning was carried 74 
out in fuming nitric acid and then diluted hydrofluoric acid. Surface roughness smoothening using 75 
anisotropic wet etching was carried out only on sample B. To avoid the formation of any native oxide 76 
layer, immediately after the HF cleaning process, the substrate was immersed in a 25% aqueous 77 
solution of TMAH at room temperature for 10 minutes. This duration was sufficient to significantly 78 
reduce the roughness from the waveguide surfaces. During this wet etching process, the top surfaces 79 
of the waveguides were protected by the SiO2 hard mask while any roughness on the waveguide side 80 
walls was reduced. Since the etch rate is very slow along the (111) direction we expect an atomically 81 
flat and vertical side walls after the wet etching process. For comparison the wet etching step was 82 
omitted for sample A. Figure 3a and 3b show the SEM images of the slot waveguides without 83 
(sample A) and with (sample B) roughness smoothening using TMAH wet etching respectively. 84 
From the images, it is obvious that the surface roughness has been significantly reduced after the wet 85 
etching process. We have further carried out a detailed sidewall roughness analysis using Atomic 86 
Force Microscopy (AFM). We have used a special tapered AFM tip from Bruker (CDF100) to easily 87 
access the vertical side walls of the waveguides. The AFM image was then processed using 88 
Gwyddion AFM analysis software to extract the surface roughness information of the sidewalls. In 89 
the images Fig. 3c and Fig. 3d, the y-axis is along the length and the x-axis is along the height of the 90 
waveguide, whereas the surface roughness is represented along z-axis. The AFM images clearly 91 
reveals that the roughness reduces from an rms value of 6.7nm (Fig. 3c) for the dry etched waveguide 92 
to 1.4nm (Fig. 3d) for the wet etched waveguide. It is also important to note here that the slot 93 
waveguides which had undergone the wet etching step had 20nm larger slot width than designed, due 94 
to the slow etching of (111) plane. This slow etching of the (111) plane can also be used to precisely 95 
control the slot width by simply optimizing the wet etching time. Although in this work we have used 96 
e-beam lithography due to its quick turned around time, the same wet etching process can be used to 97 
smoothen the waveguide surfaces realized using standard photolithography processes. Finally, 98 
another thermal oxidation was carried on both the substrates to grow a 5nm thick layer of SiO2, 99 
which acts as a surface passivation layer. In most applications the slot waveguides are cladded with 100 
low index materials such as polymers (Koos et al., 2009) or silica (Martínez et al., 2010). Here we 101 
spin coated the substrate with 500nm thick spin-on glass (SOG, Fox-16, Dow Corning) and annealed 102 
at 400oC in N2 environment for 4 hours to cure the SOG. This acts as a low-loss cladding for the slot 103 
waveguides which has the refractive index of around 1.45, similar to silica. 104 
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 105 
Fig. 2. Fabrication process flow: (a) a 20nm thick layer of SiO2 was thermally grown on SOI 106 
substrate; (b) slot and strip waveguide patterns were written on the resist layer using e-beam 107 
lithography; (c) waveguide patterns were transferred to the silicon layer using ICP dry etching 108 
process; (d) SOI substrate was dipped into TMAH solution to remove any surface roughness (only 109 
for sample B); (e) a thin SiO2 layer was thermally grown to serve as surface passivation; (f) finally 110 
500nm thick layer of SOG was spin coated and cured. 111 
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 112 
Fig. 3. SEM images of a waveguide (a) on the dry etched only sample (sample A) and (b) on the 113 
TMAH treated sample (sample B), imaged at an angle of 45°; (c) AFM image of the side wall of dry 114 
etched waveguide with rms roughness of 6.7nm; (d) AFM image of the side wall of wet etched 115 
waveguide with rms roughness of 1.4nm. 116 
2.1 Measurement and results 117 
The transmission through the fabricated slot waveguides was measured using a fibre-coupled tunable 118 
laser source with a tuning range from 1530nm to 1630nm. For all the measurements 10dBm laser 119 
power was used. Since the slot mode is a TE mode, the input of only TE polarized light was ensured 120 
with a fibre polarization controller. Coupling light onto the chip was achieved by fibre-grating 121 
couplers (Covey et al., 2013). The wavelength was scanned using the built-in sweeping ability of the 122 
laser, and the detector automatically recorded the output spectra. For both samples, the total fibre to 123 
fibre insertion loss was around 20dB, which includes the system loss and the grating coupler losses. 124 
For estimating the propagation loss in the strip waveguide and slot waveguides a cut-back method 125 
was used. Waveguides with four different lengths ranging from 2mm to 8mm were designed. For 126 
strip waveguides the waveguide width was 450nm. For slot waveguides, we designed 3 different slot 127 
widths of 100nm, 150nm and 200nm with 225nm wide silicon arms on both sides. Figure 4 shows 128 
the normalized transmission spectra, represented in light colors, of a set of slot waveguides with 129 
fixed slot width of 100nm and varied lengths. The peak transmission values for each length were 130 
estimated from the fitted curve using a quadratic function to match the grating coupler spectrum. The 131 
fitted curves are represented in dark colors in Fig. 4. We also observed ~1dB ripple in the measured 132 
transmission spectra. We attribute such fluctuations to the imperfect coupling region between the 133 
strip and slot section of the waveguide (shown in the inset of Fig. 4). This is caused due to sudden 134 
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change in effective index of the optical mode at the coupling region. The coupling efficiency between 135 
the strip and slot waveguide region can be improved by carefully designing the coupling region as 136 
proposed previously in Han et al., 2016; Säynätjoki et al., 2011 and Passaro, 2012. 137 
 138 
Fig. 4. Spectrum and quadratic function fitting for different waveguide lengths with slot width of 139 
100nm. The inset shows the coupling region between the strip region and the slot region of the 140 
waveguide. 141 
Figure 5 shows the cutback measurement results for different waveguide geometries under different 142 
etching conditions. In order to avoid any unwanted variation in the coupling condition, for each 143 
propagation length, we have measured a set of four waveguides and considered the average value for 144 
estimating the propagation loss. To emphasize the effect of our surface smoothening process on the 145 
waveguide loss, we have also normalized the waveguide transmission by setting the background loss 146 
(i.e. setup and coupling loss) to 0dB. In Fig. 5a-5d, the black circles represent the normalized 147 
transmission for dry etched waveguides on sample A and the red squares represent the normalized 148 
transmission of the waveguides after the surface smoothening step on sample B. The dashed lines 149 
represent the linear fits for the transmission data. For every waveguide geometry, we observed a 150 
significant reduction in the propagation loss. For strip waveguides the propagation loss reduced from 151 
2.7dB/cm to 1dB/cm and for slot waveguides with 100nm, 150nm and 220nm the propagation loss 152 
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dropped from 12dB/cm to 4.1dB/cm, 10.7dB/cm to 5dB/cm and 10. 5dB/cm to 3.7dB/cm 153 
respectively. We expected that the slot waveguide loss to monotonically reduce with increasing slot 154 
width, since the optical confinement also reduces with increasing slot width. However, we found that, 155 
although waveguide with 200nm slot has lower loss in comparison to waveguide with 100nm slot, 156 
the loss of 150nm slot is relatively higher. We believe this is due to experimental error and within our 157 
error limit. Also, we would like to mention that 20nm increase in slot width after wet etching should 158 
not have a significant effect on the propagation loss and according to our experimental results for 159 
such variation in the slot width we expect to see the loss value to change by less than 0.3dB/cm. 160 
 161 
Fig. 5. Normalized optical output power vs. waveguide length after dry etching (black circle) and wet 162 
etching (red square) for (a) strip waveguide with no slot and slot waveguides with slot widths of (b) 163 
100nm, (c) 150nm and (d) 200nm.   164 
3 Conclusion 165 
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To summarize, in this letter, we have proposed and demonstrated a simple fabrication technique to 166 
realize low-loss strip and slot waveguides on SOI platform. Here we combined both dry and 167 
anisotropic wet etching processes to reduce propagation loss. The waveguides were first defined 168 
during the dry etching process and then the anisotropic wet etching process was used to remove any 169 
sidewall roughness. Using this fabrication technique we realized a slot waveguide with a minimum 170 
propagation loss of 3.7dB/cm for a slot width of 200nm. There are several advantages of our 171 
proposed fabrication technique. First, without using any asymmetry or multilayer structures, the 172 
propagation loss can be reduced in a symmetric slot waveguide. Secondly, our surface smoothening 173 
technique can be applicable to patterns realized using standard photolithography. Finally the slow 174 
etching rate of the (111) plane can be used to precisely control the slot width.  175 
Anisotropic wet etching is very selective to crystallographic orientation of silicon. Although on one 176 
hand this allowed us to realize atomically flat surfaces and reduce propagation loss through silicon 177 
waveguides; due to its dependence on the crystallographic planes, out fabrication process restricts 178 
designing of nanophotonic components only along certain directions. This limitation can be avoided 179 
by adopting a hybrid fabrication process, where only certain components of the photonic integrated 180 
circuit, e.g. slot waveguide, undergoes the roughness smoothening process using anisotropic wet 181 
etching. 182 
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